# **公TDK**

# **FS1525 μPOL**<sup>™</sup>

#### **Target Specification**

**25A Stackable µPOL**<sup>™</sup> Regulator with Integrated Inductor and Digital Power System Management

### Features

- µPOL<sup>™</sup> package with output inductor included
- Small size: **6.80mm x 7.65mm x 3.75mm**
- Continuous 25A load capability
- Stackable up to 200A (8 Modules)
- Plug and play: no external compensation required
- True Differential Remote Sensing
- Programmable operation using I<sup>2</sup>C and PMBus™
- Wide input voltage range: 4.5V–16V
- Adjustable output voltage up to 1.8V
- Enabled input, programmable under-voltage lock-out (UVLO) circuit
- Open-drain power-good indicator
- Built-in protection features
- Operating junction temperature from -40°C to +125°C
- Lead-free and halogen-free
- Compliant with EU Directives REACH and RoHS 6

### Applications

- Telecom and networking applications
- Data Center applications
- Storage applications
- Industrial applications
- Distributed point-of-load power architectures
- Computing peripheral voltage regulation

### Description

The FS1525 is an easy-to-use, fully integrated and highly efficient micro-point-of-load ( $\mu$ POL<sup>M</sup>) voltage regulator. The on-chip pulse-width modulation (PWM) controller and integrated MOSFETs, plus incorporated inductor and capacitors, result in an extremely compact and accurate regulator. The low-profile package is suitable for automated assembly using standard surface-mount equipment.

Developed by a cross-functional engineering team, the design exemplifies best practice and uses classleading technologies. From early in the integrated circuit design phase, designers worked with application and packaging engineers to select compatible technologies and implement them in ways that reduce compromise. The ability to program aspects of the FS1525's operation using the I<sup>2</sup>C and PMBus<sup>TM</sup> protocols is unique in this class of product. Developing and optimizing all these elements together has yielded the smallest, most efficient and fully featured **25A – 200A µPOL<sup>TM</sup>** currently available.

The built-in protection features include pre-biased start-up, soft-start protection, over-voltage protection, thermally compensated over-current protection with hiccup mode, thermal shut-down with auto-recovery.

Page 1



Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright© 2022–23 TDK Corporation. All rights reserved. All registered trademarks and trademarks are the property of their respective owners. Data and specifications subject to change without notice.



#### Rev 0.93, Feb 3, 2025






Figure 1 Pin layout (top view)




Figure 2 Pin layout (bottom view)

<b>Pin functions</b>	Pin	in functions
----------------------	-----	--------------

Pin Numbers	Pin Name	Pin Description
44	NC	Test pin for Sync FET of phase 2
8	Vin	Input supply to the internal LDO. Connect to PVin through a 2.7 ohm resistor OR to Vcc when external 5V (Figure 6) is used to supply Vcc (recommended for best performance)
25	En	Enable pin to turn the device ON & OFF. It can be used to set an external UVLO by using two external resistors
9	PVcc	Input supply for the drivers. Connect to Vcc on the application board.
10	Vcc	Input bias for an external VCC voltage / Output of the internal LDO. Connect to Vin when using external 5V supply (recommended for best performance)
13	VFB	Feedback voltage to the device. Connect to Vout on the application board if remote sense is not used, or to Rso if remote sense is used.
64-69	AGnd	Signal ground for the internal reference and control circuitry.
21, 22, 23	VOUT1	Power output from regulator. VOUT1 and VOUT2 should be shorted by VOUT plane on PCB. Place output capacitors between Vout & PGND
15, 16, 17	VOUT2	Power output from regulator. VOUT1 and VOUT2 should be shorted by VOUT plane on PCB. Place output capacitors between Vout & PGND

#### Page 2

Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.

# **公TDK**

# FS1525 µPOL<sup>™</sup>

30	PGOOD	Power Good status pin. Output is an open drain. Connect a pull up resistor (4.99K)between this pin & VCC or to an external bias voltage.			
12	ADDR	Program Device address by connecting a resistor from this pin to ground; up to 16 Iddress offsets may be programmed (Page 13)			
5	Boot1	Boot pin for phase 1 driver			
6	Boot2	Boot pin for phase 2 driver			
7	SYNC	Pin to synchronize device with external clock. If not used, it is recommended to ground this pin.			
29	Clkout	Phase shifted clock out. Connect to sync of next slave in daisy chain			
27	SDA	I2C/PMBus Data Serial Input/Output line. Pull up to bus voltage with 4.99K resistor			
26	SCL	I2C/PMBus Clock line. Pull up to bus voltage with 4.99K resistor			
28	ALERT	SMBAlert# line. Pull up to bus voltage with 4.99K resistor.			
36-43	SW1	Drain of Sync FET of phase 1. External fly capacitors (2 X 4.7uF) may be connected between this pin and Cb			
31-35, 56- 63	PGnd	Power Ground. This pin serves as a separate ground for the MOSFETs and should be connected to the system's power ground plane.			
45-50, 53, 54, 55	Cb	Connection for external fly capacitors (2 X 4.7uF). The capacitor connects between this pin and VSW1 and should be connected as close as possible to these pins			
18	RS+	Input of differential remote sense amplifier. Connect to Vo			
19	RS-	Input of differential remote sense amplifier. Connect to remote or local ground			
14	RSo	Output of Remote sense amp			
11	PS	Phase setting pin. Connect resistor AGnd to set Master/Slave as well as number of devices in parallel to determine relative phasing (Page 16)			
24	Fault#	Tied together with Fault pins of other paralleled devices to share fault information. Pull up to Vcc or 5V supply with a 4.99K resistor. Active low			
20	Ishare	Current share pin; Ishare pins of all paralleled devices need to be tied together			
1-4, 51, 52	PVin	Input supply for the power MOSFETs			


Page 3

Rev 0.93, Feb 3, 2025



# **FS1525 μPOL**<sup>™</sup>

### **Block diagram**




Page 4

Rev 0.93, Feb 3, 2025



# FS1525 µPOL<sup>™</sup>







Page 5

Rev 0.93, Feb 3, 2025





### Absolute maximum ratings

Warning: Stresses beyond those shown may cause permanent damage to the FS1525.

**Note:** Functional operation of the FS1525 is not implied under these or any other conditions beyond those stated in the FS1525 specification.

Reference	Range
PV <sub>IN</sub> , V <sub>IN</sub> , En to PGnd (Note 2), CB to SW1	-0.3V to 18V
V <sub>cc</sub> to PGnd (Note 1)	-0.3V to 6V
SW1, SW2	-0.3V to 15V
Fb and other I/Os to AGnd (Note1)	-0.3V to V <sub>CC</sub>
PG to AGnd (Note 1)	-0.3V to V <sub>CC</sub>
PGnd to AGnd	-0.3V to +0.3V
ESD Classification (HBM JESD22-A114)	2kV
Moisture Sensitivity Level	MSL 3 (per JEDEC J-STD-020D)

Thermal	Information	Range
Junction	-to-Ambient Thermal Resistance Θ <sub>JA</sub>	10.5°C/W
Junction	to PCB Thermal Resistance $\Theta_{J-PCB}$	1.4°C/W
Storage	Temperature Range	-55°C to 150°C
Junction	Temperature Range	-40°C to 150°C
Note:	Θ <sub>JA</sub> : FS1525 evaluation board and JEDEC specifica	tions JESD 51-2A
	Θ <sub>J-c (bottom)</sub> : JEDEC specification JESD 51-8	
	Advances	

Page 6

Rev 0.93, Feb 3, 2025



### **Order information**

#### Package details

The FS1525 uses a µPOL<sup>™</sup> 6.9mm x 7.6mm package delivered in tape-and-reel format, with 1250 devices on a reel.

#### Standard part number

	Part numbers			
Vout	1250 devices on a reel			
0.60	FS1525-0600-AL			

Advanced information

Page 7

Rev 0.93, Feb 3, 2025



### **Recommended operating conditions**

Definition	Symbol	Min	Max	Units
Input Voltage Range with External V $_{ m CC}$ (Note 3, Note 5)	PVIN	6*Vout	16	
Input Voltage Range with Internal LDO (Note 4, Note 5)	PVIN, VIN	6*Vout	16	
Supply Voltage Range (Note 2)	Vcc	4.5	5.5	V
Output Voltage Range	Vout	0.6	1.8	
Continuous Output Current Range	lo	0	25	А
Operating Junction Temperature	ΤJ	-40	125	°C

### **Electrical characteristics**

ELECTRICAL CHARACTERISTICS						
Unless otherwise stated, these spec	cifications apply over:	: 6*Vout <pvin 0°0<="" 16v,="" 4.5v="" <="" <16v,="" th="" vin=""><th>C &lt; T &lt;</th><th>125°C</th><th></th><th></th></pvin>	C < T <	125°C		
Typical values are specified at $T_A = 2$	25°C	X				
Parameter Symbol Conditions					Max	Unit
Supply Current					•	
V <sub>IN</sub> Supply Current (Standby)	IIN (STANDBY)	Enable low		TBS		
V <sub>IN</sub> Supply Current (Static)	IIN (STATIC)	No switching, En = 2V		TBS		mA
V <sub>IN</sub> Supply Current (Dynamic)	IIN (DYN)	En high, VIN = 12V, Fsw =625kHz		TBS		
Soft-Start						
Soft-Start time	SSrate	Default (Note 7), V <sub>OUT</sub> = 0.6V, T <sub>ON_RISE</sub> =2ms		0.25		V/ms
Output Voltage						
	Vout (default)			0.6		V
Output Voltage Range	range		0.6		1.8	V
	Resolution			5		mV
Accuracy		T <sub>J</sub> = 25°C, V <sub>OUT</sub> = 0.6V		±0.5		%
		0°C < T <sub>J</sub> < 85°C (Note 6)	-1		+1	70
On-Time Timer Control						
On Time	T <sub>ON</sub>	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 0.6V, F <sub>SW</sub> = 625kHz		TBS		
Minimum On-Time	TON(MIN)	(Note 7)		50		ns
Minimum Off-Time	T <sub>OFF</sub> (MIN)	TJ=25°C, F <sub>SW</sub> = 625kHz, PVIN=2V		1200	130 0	115
Internal Low Drop-Out (LDO) Regul	ator					
LDO Regulator Output Voltago	Vcc	5.5V < V <sub>IN</sub> = 16V, 0 – TBSmA	4.9	5.2	5.4	v
LDO Regulator Output Voltage	VCC	$4.5V \le V_{IN} < 5.5V, 0 - TBSmA$	4.4			v
Line Regulation	VLN	5.5V < V <sub>IN</sub> = 16V, 0 – TBS mA			30	mV
Load Regulation	VLD	0 – TBSmA			100	111V
Short Circuit Current	Ishort	(Note 7)		TBS		mA

Page 8

#### Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



#### ELECTRICAL CHARACTERISTICS

-		<sup>*</sup> Vout <pvin 0°c<="" 16v,="" 4.5v="" <="" <16v,="" th="" vin=""><th>: &lt; T &lt;</th><th>125°C</th><th></th><th></th></pvin>	: < T <	125°C			
Typical values are specified at T <sub>A</sub> = 25	°C	1					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Thermal Shut-Down							
Thermal Shut-Down	Default			145		**	
Hysteresis				25		°C	
Under-Voltage Lock-Out							
V <sub>cc</sub> Start Threshold	V <sub>CC</sub> UVLO <sub>(START)</sub>	V <sub>cc</sub> Rising Trip Level	4.0	4.2	4.4		
V <sub>CC</sub> Stop Threshold	Vcc_UVLO(STOP)	V <sub>cc</sub> Falling Trip Level	3.6	3.8	4.1	.,	
	Еп(нідн)	Ramping Up	1.14	1.20	1.36	V	
Enable Threshold	En(LOW)	Ramping Down	0.90	1.00	1.06		
Input Impedance	R <sub>EN</sub>		500	1000	150 0	kΩ	
Current Limit			1	1	•		
	I <sub>oc</sub> (default)	T <sub>J</sub> = 25°C		32			
Current Limit Threshold	I <sub>oc</sub> (range)		15		32	A	
Hiccup Blanking Time	T <sub>BLK(HICCUP)</sub>	X		20		ms	
Over-Voltage Protection				1			
	Vove (default)	OVP Detect (Note 7)	115	120	125		
Output Over-Voltage Protection	V <sub>OVP</sub> (range)		105		120		
Threshold	V <sub>OVP</sub> (resolution)			5			
Output Over-voltage Protection Delay	TOVPDEL	())		5		μs	
Remote Sense Differential Amplifier	•						
Differential Gain	Adiff			1		V/V	
Input Offset Voltage	Vos	Rso=0.6V, No Load		0		mV	
Output Source Current	Isrc	RS+ = TBS V, RS- = 0V, Rso = TBS V		4.3		mA	
Output Sink Current	İsnk	RS+ = 0V, RS- = 0.6V, Rso = 0.6V		0.53		mA	
Power Good (PG)							
Power Good Upper Threshold	VPG(UPPER) (default)	Vout Rising		85			
Power Good Hysteresis	VPG(LOWER)	Vout Falling		5		Fb%	
Power Good Sink Current	lpg	PG = 0.6V, En = 2V	2.5	5		mA	
Power Good Voltage Low	Vpg(low)	V <sub>IN</sub> = V <sub>CC</sub> = 0V, R <sub>PUL-UP</sub> = 50kΩ @ 3.3V		0.3	0.5	v	
Telemetry	1			•			
	51/	PV <sub>IN</sub> =12V, T <sub>J</sub> = 25°C	-0.8		0.8	%	
Input voltage reporting accuracy	PV <sub>IN</sub> _report_pc	5V <pv<sub>IN&lt;16V, -40°C &lt; T<sub>J</sub> &lt;125°C</pv<sub>	TBS		TBS	mV	
		V <sub>OUT</sub> = V <sub>FB</sub> =0.6V, T <sub>J</sub> = 25°C	-2.5		2.5	%	
Output voltage reporting accuracy	Vout_report_pc	0.6< V <sub>FB</sub> <1.8V, -40°C < T <sub>J</sub> <125°C	TBS		TBS	mV	
Output current reporting accuracy	lout_report_pc		TBS		TBS	Α	
Temperature reporting accuracy	T_report_acc	-40°C < TJ <125°C (Note 7)	-10		10	°C	

Page 9

Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



#### ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply over: 6\*Vout < PVIN = VIN < 16V, 0°C < T < 125°C

Typical values are specified at  $T_A = 25^{\circ}C$ 

Typical values are specified at T <sub>A</sub> = 25°C							
Parameter Symbol		Conditions	Fast-mode	e	Fast-mode Plus		
		(Note 7 for all parameters)	Min	Max	Min	Max	Unit
I <sup>2</sup> C bus voltage	V <sub>BUS</sub>		1.8	5.5	1.8	5.5	
LOW-level input voltage	VIL		-0.5	$0.3V_{\text{BUS}}$	-0.5	$0.3V_{\text{BUS}}$	
HIGH-level input voltage	VIH		0.7V <sub>BUS</sub>		0.7V <sub>BUS</sub>		
Hysteresis	V <sub>HYS</sub>		0.05V <sub>BUS</sub>		0.05V <sub>BUS</sub>		
LOW-level output voltage 1	V <sub>OL1</sub>	(open-drain or open- collector) at 3mA sink current; V <sub>DD</sub> > 2 V,	0	0.4	0	0.4	V
LOW-level output voltage 2	V <sub>OL2</sub>	(open-drain or open- collector) at 2mA sink current; $V_{DD} \le 2 V$ ,	0	0.2V <sub>BUS</sub>	0	0.2V <sub>BUS</sub>	
LOW-level output current	1	V <sub>OL</sub> = 0.4 V,	3	-	3	-	m۸
Low-level output current	I <sub>OL</sub>	V <sub>OL</sub> = 0.6 V	6	-	6	-	mA
Output fall time	TOF	From V <sub>IHmin</sub> to V <sub>ILmax</sub>	20 × (V <sub>BUS</sub> /5.5 V)	250	20 × (V <sub>BUS</sub> /5.5 V)	125	
Pulse width of spikes that must be suppressed by the input filter	T <sub>SP</sub>	S.	0	50	0	50	ns
Input current each I/O pin	- Ii		-10	10	-10	10	μA
Capacitance for each I/O pin	Cı		-	10	-	10	рF
SCL clock frequency	Fscl		0	400	0	1000	kHz
Hold time (repeated) START condition	Thd;sta	After this time, the first clock pulse is generated	0.6	-	0.26	-	
LOW period of the SCL clock	TLOW		1.3	-	0.5	-	
HIGH period of the SCL clock	Тнібн		0.6	-	0.26	-	μs
Set-up time for a repeated START condition	Tsu;sta	0	0.6	-	0.26	-	
Data hold time	Thd;dat	I <sup>2</sup> C-bus devices	0	-	0	-	
Data set-up time	T <sub>SU;DAT</sub>		100	-	50	-	
Rise time of SDA and SCL signals	T <sub>R</sub>		20	300	-	120	ns
Fall time of SDA and SCL signals	TF		20 × (V <sub>cc</sub> /5.5 V)	300	20 × (V <sub>cc</sub> /5.5 V)	120	
Set-up time for STOP condition	T <sub>SU;STO</sub>		0.6	-	0.26	-	
Bus free time between a STOP and START condition	T <sub>BUF</sub>		1.3	-	0.5	-	μs
Capacitive load for each bus line	Св		-	400	-	550	рF
Data valid time	T <sub>VD;DAT</sub>		-	0.9	-	0.45	
Data valid acknowledge time	T <sub>VD;ACK</sub>		-	0.9	-	0.45	μs

Page 10

#### Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise stated, these specifications apply over: 6\*Vout < PVIN = VIN < 16V, 0°C < T < 125°C

Typical values are specified at T <sub>A</sub> = 25°C							
Parameter Symbol		Conditions	Fast-mo	de	Fast-mode Plus		
I <sup>2</sup> C parameters		(Note 7 for all parameters)	Min	Max	Min	Max	Unit
Noise margin at the LOW level	V <sub>NL</sub>	For each connected device,	$0.1V_{cc}$	-	$0.1V_{cc}$	-	V
Noise margin at the HIGH level	$V_{\rm NH}$	including hysteresis	$0.2V_{cc}$	-	$0.2V_{cc}$	-	V
SDA timeout	Тто		200		200		μs

For supported PMBus<sup>™</sup> commands, see page 21.

#### Notes

- 1 PGnd pin and AGnd pin are connected together
- 2 Must not exceed 6V
- $V_{IN}$  is connected to  $V_{CC}$  to bypass the internal Low Drop-Out (LDO) regulator 3
- $V_{IN}$  is connected to  $PV_{IN}$  (for single-rail applications with  $PV_{IN}=V_{IN}=4.5V-5.5V$ ) 4
- Maximum switch node voltage should not exceed 15V 5
- .t catistical 6 Cold temperature performance guaranteed by correlation using statistical quality control but not tested in production
- 7 Guaranteed by design but not tested in production

### **Applications information**

#### **Overview**

The FS1525 is an easy-to-use, fully integrated and highly efficient DC/DC regulator. Aspects of its operation, including output voltage and system optimization parameters, can be programmed using the I<sup>2</sup>C/PMBus<sup>™</sup> protocol. It uses a proprietary modulator to deliver fast transient responses. The modulator has internal stability compensation so that it can be used in a wide range of applications, with various types of output capacitors, without loop stability issues.

The FS1525 is a versatile device offering great flexibility for configuration and system monitoring using the I<sup>2</sup>C/PMBus<sup>™</sup> interface. It allows standalone operation without any digital interface by making it easy for the designer to configure output voltages using simple resistor divider changes and to monitor the system using the Power Good output.

#### **Operation and topology**

The FS1525 uses a modified interleaved buck converter topology, employing a coupling capacitor (Cb) in the power path. These modifications reduce voltage stresses on the internal power devices, resulting in smaller size and switching losses comparable to an equivalently rated conventional interleaved buck converter. Other advantages include a higher on-time (2x) compared to an equivalent voltage conversion ratio in a conventional buck converter, and a natural current-sharing mechanism between the two phases provided by the coupling capacitor.

#### **Bias voltage**

The FS1525 has an integrated Low Drop-Out (LDO) regulator providing the DC bias voltage for the internal circuitry. The typical LDO regulator output voltage is 5.2V. For internally biased single-rail operation, the V<sub>IN</sub> pin should be connected to the  $PV_{IN}$  pin (Figure 5). If an external bias voltage is used, the V<sub>IN</sub> pin should be connected to the V<sub>CC</sub> pin to bypass the internal LDO regulator (Figure 6). There is a separate pin to provide bias for the drivers (PV<sub>CC</sub>); this should be connected to V<sub>CC</sub> in the application circuit. It is recommended that the V<sub>IN</sub> should have a minimum slew rate of 0.06 V/ms.

The supply voltage (internal or external) rises with  $V_{IN}$  and does not need to be enabled using the En pin. Consequently,  $I^2C/PMBus^{TM}$  communication can begin as soon as:

- V<sub>cc</sub>\_UVLO start threshold is exceeded
- Memory contents are loaded
- Initialization is complete
- Address offset is read

The I<sup>2</sup>C bus may be pulled up either to  $V_{CC}$  or to a system I<sup>2</sup>C bus voltage. The FS1525 offers two ranges for the I<sup>2</sup>C bus voltage, defined by the user register bit **Bus\_voltage\_sel**.

Register	Bits	Name/Description
0x7A	[2]	Bus_voltage_sel
		0:1.8–2.5V, 1: 3.3–5V

#### Page 12

Rev 0.93, Feb 3, 2025

# **公TDK**

# **FS1525 μPOL**<sup>™</sup>




Figure 5 Single supply configuration: internal LDO regulator, adjustable PV<sub>IN</sub>\_UVLO




Figure 6 Using an external bias voltage

#### I<sup>2</sup>C base address and offsets

The FS1525 has user registers to set its I<sup>2</sup>C base address and PMBus<sup>™</sup> base address. The default I<sup>2</sup>C base address is 0x10, and the default PMBus™ base address is 0x70. An offset of 0-15 is then defined by connecting the ADDR pin to the AGnd pin, either directly or through a resistor. An address detector reads the resistance of the connection at startup and uses it to set the offset, which is added to the base I<sup>2</sup>C address to set the address at which the I<sup>2</sup>C master device will communicate with the FS1525. The same offset is added to the base PMBus<sup>™</sup> address to determine PMBus™ address at which PMBus™ the communication will be established.

To select offsets of 0–15, connect the pins as follows:

- 0 0Ω (short ADDR to AGnd)
- +1 1.13kΩ
- +2 1.87kΩ
- +3 2.61kΩ
- +4 3.4kΩ
- +5 4.12kΩ
- +6 4.87kΩ
- +7 5.62kΩ
- +8 6.34kΩ
- +9 7.15kΩ
- +10 7.87kΩ
- +11 8.66kΩ
- +12 9.31kΩ
- +13 10.2kΩ
- +14 11kΩ
- +15 12.1kΩ

Note: Do not use the 7-bit address 0x0C; this corresponds to the Alert Response Address in the SMBus™ protocol.

#### Page 13

#### Rev 0.93, Feb 3, 2025

## 


#### Soft-start and target output voltage

The FS1525 has an internal digital soft-start circuit to control output voltage rise-time and limit current surge at start-up. When  $V_{CC}$  exceeds its start threshold ( $V_{CC}$ \_UVLO(START)), the FS1525 exits reset mode. This initiates loading of the contents of the non-volatile memory into the working registers and calculates the address offset as described above.

Once initialization is complete, the internal soft start begins to ramp towards the set reference voltage at a rate determined by the TON\_RISE registers (corresponding to the TON\_RISE command), provided these conditions are met:

- a) A valid enable signal is recognized (as defined by the Enable pin, Operation register, ON\_OFF\_CONFIG register, input voltage PV<sub>IN</sub>, and PV<sub>IN</sub> UVLO threshold corresponding to the VIN\_ON registers).
- b) The flying capacitor Cb has been charged to  $PV_{IN}/2$  by the internal pre-charge circuit. This is necessary to ensure that when the device starts to switch, it does so with balanced  $PV_{IN}/2$  voltages across all FETs.

During initial start-up, the FS1525 operates with a minimum of high-drive (HDrv) pulses until the output voltage increases (see Minimum values for on-time, off-time on page 16). On-time is increased until  $V_{OUT}$  reaches the target value defined by the VOUT\_COMMAND registers. For proper start-up operation of the FS1525, fitting a 100 $\Omega$  resistor in parallel with the output capacitors (C<sub>OUT</sub>) is not mandatory, but recommended.




#### Figure 7 Theoretical operational waveforms during soft-start

Over-current protection (OCP) and over-voltage protection (OVP) are enabled during soft-start to protect the FS1525 from short circuits and excess voltages respectively.

#### Page 14



A resistor divider may be used with a standard FS1525-0600 device to set the desired output voltage (Figure 8). This gives system designers the flexibility to design all the power rails in the system across the entire output voltage range (0.6–1.8V) using a single part.



#### Figure 8 Setting the output voltage with an external resistor divider

The following equation may be used to set the output voltage:

$$V_{out} = V_{FB} \left( 1 + \frac{R_{top} + \frac{R_{top}R_{bottom}}{41.3}}{R_{bottom}} \right)$$

Where  $R_{top}$  and  $R_{bottom}$  are in k $\Omega$ .

 $R_{top}$  is recommended to be 1 k $\Omega$  and a feedforward capacitance of 1nF is recommended in parallel with it.

Instead of an external resistor divider, the output voltage can be set using I<sup>2</sup>C/PMBus<sup>™</sup> commands (see page 21) or the corresponding user registers. FS1525 supports this command with a resolution of 1/1024V. Alternatively the initial output voltage

may be set using the PS resistor to select from a pre-programmed setting in one of eight user

#### Shut-down mechanisms

register pairs (see PS section).

The FS1525 has two shut-down mechanisms:

- Hard shut-down or decay according to load
   A valid hard-disable is recognized (as defined by the Enable pin, Operation register, ON\_OFF\_CONFIG register, input voltage PV<sub>IN</sub>, and PV<sub>IN</sub> UVLO threshold corresponding to the VIN\_ON registers). Both drivers switch off and soft-start is pulled down instantaneously.
- Soft-Stop or controlled ramp down
   A valid soft-off request is recognized (as defined by the Enable pin, Operation register and ON\_OFF\_CONFIG register). Then, following a delay corresponding to the TOFF\_DELAY registers, the SS signal falls to 0 in a time defined by the TOFF\_FALL registers; the drivers are disabled only when it reaches 0. The output voltage follows the SS signal down to 0.

By default, the device is configured for hard shutdown. Shut-down with  $PV_{IN}$  is always a hard shutdown.

#### Phase setting pin (PS)

The PS pin on the FS1525 is a multi-function pin.

- a) In applications that require operating multiple FS1525 devices in parallel, the phase between adjacent modules (and hence the number of devices) may be selected by using the appropriate resistor from PS to AGnd. In these applications, this pin can also be used to assign "master" status to one of the parallel modules
- b) Certain settings of the PS resistor, indicated in the table below, can be used to set the desired switching frequency of operation. It is

#### Page 15

#### Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright© 2022-23 TDK Corporation. All rights reserved. All registered trademarks and trademarks are the property of their respective owners. Data and specifications subject to change without notice.

**FS1525 μPOL**<sup>™</sup>



recommended that the switching frequency be set dependent on the output voltage such that

#### 750 $kHz \times V_{OUT} \leq F_{sw} \leq 1MHz \times V_{OUT}$

c) Certain settings of the PS resistor, indicated in the table below can be used to set the initial output voltage at startup. Any subsequent PMBus commands that set the output voltage will then override this.

R <sub>PS</sub> (kΩ)	Master/ Slave	Phase (º)	Initial Vout (V)	Fsw (MHz)
0	Master	0	0.6	Fsw table
1.13	Slave	180	0.6	Sync to
				master
1.87	Slave	120	0.6	Sync to
				master
2.61	Slave	90	0.6	Sync to
				master
3.4	Slave	72	0.6	Sync to
				master
4.12	Slave	60	0.6	Sync to
				master
4.87	Slave	51.4	0.6	Sync to
				master
5.62	Slave	45	0.6	Sync to
				master
6.34	Master	0	0.6	1.5
7.15	Master	0	1.2	1.25
7.87	Master	0	0.6	1.04
8.66	Master	0	0.6	0.892
9.31	Master	0	0.9	0.781
10.2	Master	0	0.85	0.694
11	Master	0	0.8	0.625
12.1	Master	0	0.7	0.568

Vout range (V)	Fsw (MHz)
Vout < 0.85	0.625
0.85 < V <sub>OUT</sub> < 1.1	0.781
1.1 < V <sub>OUT</sub> < 2.1	1.25

### Minimum values for on-time, offtime and PV<sub>IN</sub>

When input voltage is high relative to target output voltage, the Control MOSFETs are switched on for shorter periods. The shortest period for which it can reliably be switched on is defined by minimum on-time ( $T_{ON(MIN)}$ ). During start-up, when the output voltage is very small, the FS1525 operates with minimum on-time.

The maximum conversion ratio is determined by two factors:

- a) When input voltage is low relative to target output voltage, the Control MOSFET is switched on for longer periods. The shortest period for which it can be switched off is defined by minimum off-time (T<sub>OFF(MIN)</sub>). The Synchronous MOSFET stays on during this period and its current is detected for overcurrent protection. The minimum off time dictates the minimum input voltage that can still allow the device to regulate its output at the target voltage.
- b) To maintain balanced switching amplitudes in both phases (or to maintain the voltage on the Cb pin at 0.5\*PV<sub>IN</sub>), this topology requires there to be no overlap between the high sides of the two phases (unlike a conventional buck topology). This effectively imposes theoretical maximums of 50% on the duty cycle of each phase and 25% on the conversion ratio; in practice, allowing for circuit delays and deadtimes, the conversion ratio must not exceed 16% at full load.

The maximum conversion ratio is affected by both system efficiency and load transient requirements. It is recommended that system designers validate the values in their own applications.

#### Page 16

Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



# **FS1525 μPOL**<sup>™</sup>

### Enable (En) pin

The Enable (En) pin has several functions:

- In the default setting of the ON\_OFF\_CONFIG command, it is used to switch the FS1525 on and off. It has a precise threshold, which is internally monitored by the UVLO circuit. If it is left floating, an internal 1MΩ resistor pulls it down to prevent the FS1525 being switched on unintentionally.
- It can be used to implement a precise input voltage UVLO. The input of the En pin is derived from the PV<sub>IN</sub> voltage by a set of resistive dividers, R<sub>EN1</sub> and R<sub>EN2</sub> (Figure 5). Users can program the UVLO threshold voltage by selecting different ratios. A useful feature that stops the FS1525 regulating when PV<sub>IN</sub> is lower than the desired voltage, this may be used for finer control over the PV<sub>IN</sub> UVLO voltage levels than is provided by the VIN\_ON/VIN\_OFF commands.
- It can be used to monitor other rails for a specific power sequencing scheme (Figure 9).




Figure 9 En pin used to monitor other rails for sequencing purposes

#### **Over-current protection (OCP)**

Over-current protection (OCP) is provided by sensing the current through the  $R_{DS(on)}$  of the Synchronous MOSFET. When this current exceeds the OCP threshold, a fault condition is generated. This method provides several benefits:

- Provides accurate over-current protection without reducing converter efficiency (the current sensing is lossless)
- Reduces cost by eliminating a current-sense resistor
- Reduces any layout-related noise issues.

The OCP threshold is defined by the IOUT\_OC\_ FAULT\_LIMIT command (or the corresponding user registers). The over-current limit may be programmed in 0.5A steps, up to a maximum of 37.5A.


The OCP threshold is internally compensated so that it remains almost constant at different ambient temperatures.

When the current exceeds the OCP threshold, the PG and SS signals are pulled low. The Synchronous MOSFET remains on until the current falls to 0, then the FS1525 enters hiccup mode (Figure 10). Both the Control MOSFET and the Synchronous MOSFET remain off for the hiccup-blanking time. After this time, the FS1525 tries to restart. If an over-current fault is still detected, the preceding actions are repeated. The FS1525 remains in hiccup mode until the over-current fault is remedied. The FS1525 can be re-programmed to latched shut-down mode enter а upon encountering an over-current fault.

Page 17

Rev 0.93, Feb 3, 2025

# **公TDK**



#### Figure 10 Illustration of OCP in hiccup mode

#### **Over-voltage protection (OVP)**

Over-voltage protection (OVP) is provided by sensing the voltage at the FB pin. When FB exceeds the output OVP threshold for longer than the output OVP delay (typically  $5\mu$ s), a fault condition is generated.


The OVP threshold is defined by the VOUT\_OV\_ FAULT\_LIMIT command (or the corresponding user registers). This command allows the over-voltage level to be set relative to the output voltage, with a resolution of 1/1024 V. However, internally, these are rounded to one of four settings as shown in the table below.

VOUT_OV_FAULT_LIMIT (% of VOUT_COMMAND)	Actual OVP Threshold (% of VOUT_COMMAND)
100 < setting ≤ 105.4	105
105.4 < setting ≤ 110.1	110
110.1 < setting ≤ 114.8	115
114.8 < setting ≤ 100.1	120

The default setting is 120%. All the MOSFETs are switched off immediately and the PG pin is pulled low.

The MOSFETs remain latched off until reset by cycling either  $V_{cc}$  or En. Figure 11 shows a timing diagram for over-voltage protection.

FS1525 µPOL<sup>™</sup>



#### Figure 11 Illustration of latched OVP

The FS1525 provides output over-voltage and under-voltage warnings, as well as output undervoltage fault protection. These are set by three commands, respectively: VOUT\_OV\_WARN\_LIMIT, VOUT\_UV\_WARN\_LIMIT and VOUT\_UV\_FAULT\_LIMIT (or the corresponding user registers). The mechanism for these thresholds is different from the over-voltage protection mechanism: the former rely on a digital comparison of the digitized and processed  $V_{OUT}$  telemetry to the thresholds, whereas the latter relies on an all-analog signal path and an internal high-speed comparator.

#### Page 18

Rev 0.93, Feb 3, 2025

#### **Over-temperature protection (OTP)**

Temperature sensing is provided inside the FS1525. A programmable threshold set to a resolution of 1°C using the OT FAULT LIMIT command (or the corresponding user registers). When set lower than the fixed analog threshold (145°C), the programmable threshold determines the temperature at which the device trips, making a digital comparison of reported temperature (READ TEMPERATURE) and OT FAULT LIMIT. When the reported temperature exceeds the programmable threshold, the device either continues power conversion (default) or goes into a latched shutdown, a behavior selected by reprogramming the OT\_FAULT\_RESPONSE PMBus command (or corresponding registers). Recovery requires either cycling Enable or the Operation command.

An over-temperature warning threshold may also be set using the OT\_WARN\_LIMIT command. It is typically set below the over-temperature fault threshold and may be used to provide an alarm through the PMBus<sup>™</sup> SALERT# pin and the STATUS\_TEMPERATURE register.

#### Power Good (PG)

Power Good (PG) behavior is defined by the user register bits PGControl **and** by the POWER\_GOOD\_ON command. When the PGControl bit is set, the PMBus<sup>™</sup> command may be used to set the upper power good threshold relative to the output voltage, with a resolution of 1/1024 V. However, internally, these are rounded to one of four settings as shown in the table below.

POWER_GOOD_ON (% of VOUT_COMMAND)	Actual Power Good Threshold (% of VOUT_COMMAND)
95.1 < threshold ≤ 85.1	80
$79.6 < \text{threshold} \le 85.1$	85

POWER_GOOD_ON (% of VOUT_COMMAND)	Actual Power Good Threshold (% of VOUT_COMMAND)
85.1 < threshold ≤ 89.8	90
$89.81 < \text{threshold} \le 95.1$	95


FS1525 µPOL<sup>™</sup>

The default is 90%, so the PG signal will be asserted when the voltage at the Fb pin exceeds 90% of the VOUT\_COMMAND setting (default 0.4V).

Hysteresis of 5% is applied to this, giving a lower threshold. When the voltage at the Fb pin drops below this lower threshold, the PG signal is pulled low.

#### PGControl bit set to 1 (default)

Figure 12 shows PG behavior in this situation.



#### Figure 12 PG signal when PGControl bit=1

The behavior is the same at start-up and during normal operation. The PG signal is asserted when:

- En and V<sub>cc</sub> are both above their thresholds
- No fault has occurred (including over-current, over-voltage and over-temperature)
- V<sub>OUT</sub> is within the target range (determined by continuously monitoring whether FB is above the PG threshold)


#### Page 19

#### Rev 0.93, Feb 3, 2025



#### PGControl bit set to 0

Figure 13 shows PG behavior in this situation.



#### Figure 13 PG signal when PGControl bit=0

In normal operation, the PG signal behaves in the same way as when the **PGControl** bit is 1.

At start-up, however, the PG signal is asserted after Fb is within 2% of target output voltage, not when Fb exceeds the upper PG threshold.

FS1525 also integrates an additional PMOS in parallel to the NMOS internally connected to the PG pin (Figure 3). This PMOS allows the PG signal to stay at logic low, even if  $V_{cc}$  is low and the PG pin is pulled up to an external voltage not  $V_{cc}$ .

grance

#### **Output Voltage Sensing (RS)**

FS1525 offers a high performance true differential remote sensing to ensure output voltage accuracy by sensing across the actual load to compensate any voltage drop due to high current. The remote sense amplifier has been designed to have a fast slew rate with a source and sink current capability to respond to any transient event at the output. (More info will be added).

#### Parallel Operation (RS)

FS1525 is capable of to operate in multi-module operation. In this mode all Modules are connected to the output voltage.

The Sync pin and Clkout pin take care of the synchronization among the modules, and Ishare pin ensures the current sharing between the Modules. PS pin is used to set the number of modules and to allow interleaved operation with correct phase relationships between the parallel modules for optimum system level performance.

Page 20

Rev 0.93, Feb 3, 2025



### **Supported PMBus™ commands**

Code	Command	Code	Command	
01	OPERATION	55	VIN_OV_FAULT_LIMIT	
02	ON_OFF_CONFIG	56	VIN_OV_FAULT_RESPONSE	
03	CLEAR_FAULTS	58	VIN_UV_WARN_LIMIT	
15	STORE_USER_ALL	5E	POWER_GOOD_ON	
16	RESTORE_USER_ALL	60	TON_DELAY	
19	CAPABILITY	61	TON_RISE	
1B	SMBALERT_MASK	62	TON_MAX_FAULT_LIMIT	
20	VOUT_MODE	63	TON_MAX_FAULT_RESPONSE	
21	VOUT_COMMAND	64	TOFF_DELAY	
24	VOUT_MAX	65	TOFF_FALL	
25	VOUT_MARGIN_HIGH	78	STATUS_BYTE	
26	VOUT_MARGIN_LOW	79	STATUS_WORD	
27	VOUT_TRANSITION_RATE	7A	STATUS_VOUT	
29	VOUT_SCALE_LOOP	7B	STATUS_IOUT	
35	VIN_ON	7C	STATUS_INPUT	
36	VIN_OFF	7D	STATUS_TEMPERATURE	
39	IOUT_CAL_OFFSET	7E	STATUS_CML	
40	VOUT_OV_FAULT_LIMIT	88	READ_VIN	
41	VOUT_OV_FAULT_RESPONSE	8B	READ_VOUT	
42	VOUT_OV_WARN_LIMIT	8C	READ_IOUT	
43	VOUT_UV_WARN_LIMIT	8D	READ_TEMPERATURE	
44	VOUT_UV_FAULT_LIMIT	98	PMBUS_REVISION	
45	VOUT_UV_FAULT_RESPONSE	98	PMBUS_REVISION	
46	IOUT_OC_FAULT_LIMIT	99	MFR_ID	
47	IOUT_OC_FAULT_RESPONSE	9A	MFR_MODEL	
4A	IOUT_OC_WARN_LIMIT	9B	MFR_REVISION	
4F	OT_FAULT_LIMIT	AD	IC_DEVICE_ID	
51	OT_WARN_LIMIT	AE	IC_DEVICE_REV	
	Pgy			

Page 21

Rev 0.93, Feb 3, 2025



### **Package description**

The FS1525 is designed for use with standard surfacemount technology (SMT) population techniques. It has a positive (raised) footprint, with the pads being higher than the surrounding substrate. The finish on the pads is ENEPIG (Electroless Nickel Electroless Palladium Immersion Gold). As a result of these properties, the FS1525 works extremely well in lead-free environments. The surface wets easily and the positive footprint accommodates processing variations.

Note: Refer to the Design Guidelines for more information about TDK's μPOL<sup>™</sup> package series.





Figure 14 Dimensioned drawings

#### Page 22

Rev 0.93, Feb 3, 2025



# FS1525 μPOL<sup>™</sup>




#### Figure 15 Package footprint

#### Page 23

Rev 0.93, Feb 3, 2025



#### **Reel Dimensions**



<b>Reel Diameter</b>	Reel Width
A (mm)	W1 (mm)
330	12.8

# Tape Dimensions

→ ← K0 ← P1 →	$\lambda$			
	Dimension	(mm)		
	P1	12.00		
	W	16.00		
BO W	A0	7.10		
$\Phi$ $\Phi$ $\Phi$ $\Phi$	BO	7.95		
	КО	4.20		
Pin 1 Orientation in Carrier Tape				
	Sprocket	Holes		
	Pin 1			
USER DIRECTION OF FEED				

Figure 16 Tape and reel pack

#### Page 24

Rev 0.93, Feb 3, 2025




# **FS1525 μPOL**<sup>™</sup>

#### **REMINDERS FOR USING THESE PRODUCTS**

Before using these products, be sure to request the delivery specifications.

#### SAFETY REMINDERS

Please pay sufficient attention to the warnings for safe designing when using these products.



#### Page 25

#### Rev 0.93, Feb 3, 2025

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright© 2022-23 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



# **FS1525 μPOL**<sup>™</sup>

**Target Specification** 

**25A Stackable μPOL**<sup>™</sup> Regulator with Integrated Inductor and Digital Power System Management

Advanced information







